


Scaling and digital circuits		
$I_{D,scaled} = \frac{1}{2} \mu_n (\alpha C_{ox}) \left(\frac{W/\alpha}{L/\alpha} \right) \left(\frac{V_{GS}}{\alpha} - \frac{V_{TH}}{\alpha} \right)^2$ $= \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \frac{1}{\alpha},$	 Current capability drops by 1/α (α≈1/0.7) 	
$C_{ch,scaled} = \frac{W}{\alpha} \frac{L}{\alpha} (\alpha C_{ax})$ $= \frac{1}{\alpha} WLC_{ax}.$ $F = \frac{1}{\alpha} WLC_{ax}.$ $F = \frac{1}{\alpha} WLC_{ax}.$	 Capacitances decrease by the scaling factor, 1/α 	
Figure 16.2 Soling of SD pacton capertances.	 Delay decreases by 1/α 	
$C_{S/D,scaled} = \frac{W}{\alpha} \frac{E}{\alpha} (\alpha C_j) + 2\left(\frac{W}{\alpha} + \frac{E}{\alpha}\right) (C_{jrw})$ $= [WEC_j + 2(W + E)C_{jrw}] \frac{1}{\alpha}.$	 Number of transistors per area scales by α². 	
$T_{d,scaled} = \frac{C/\alpha}{I/\alpha} \frac{V_{DD}}{\alpha}$ $= \left(\frac{C}{I} V_{DD}\right) \frac{1}{\alpha}.$	 The reduction of power and delay and the increase in circuit density 	
	make scaling extremely attractive for digital systems. 18	



Short channel effe	ects (L < 3 um)
 The electric fields tend to increase because the supply voltage has not scaled proportionally. The built-in potential term in eq. 16.5 is neither scalable nor negligible The depth of the S/D junctions cannot be reduced easily The mobility decreases as the substrate doping increases The subthreshold slope is not scalable 	Threshold voltage variation (Ch. 16.2.1) Mobility degradation with Vertical field (Ch. 16.2.2) Velocity saturation (Ch. 16.2.3) Hot carrier effects (Ch. 16.2.4) Output impedance variation with Drain-Source voltage (Ch. 16.2.5)
$W_d = \sqrt{\frac{2\epsilon_{si}}{q}} \left(\frac{1}{N_A} + \frac{1}{N_D}\right)(\phi_B + V_R),\tag{16.5}$	20

