## Q.1 (Example 12.1 of J&Ks')

Show that an estimate of the time constant for a network of n resistors, each of size R in series, with capacitive loading C at each node, is given by  $\tau = \text{RC} \cdot (n^2/2)$ . How much settling time is required for the output to settle to 0.1 percent of its final value.

Hints: Use zero-value time constant technique and assume a dominating pole exists.



Copy from HKUST ELEC304 Lecture notes 2003 by Alex Leung.

## Q.2 (12.8 of J&Ks')

Consider an 4-bit DAC built using binary-weighted capacitors (shown in Fig. 1), where capacitor tolerances are  $\pm 0.5$  percent. What would be the worst-case differential nonlinearity in units of LSBs, and at what transition does it occur?



Fig. 1 (Fig. 3.28a in Maloberti's book)

## Q.2 (12.8 of J&Ks')

For the 4-b R-2R DAC shown below, what is the output error (in LSBs) when  $R_A = 2.01 R_B$ ? What is the output error when  $R_C = 2.01R$ ?

