Partial Reconfiguration on FPGAs



Dirk Koch (koch@ifi.uio.no)


Introduction: Terms and Definitions

Definition of the term "Reconfigurable Computing" (RC)

- A good definition for a reconfigurable hardware system was introduced with the Rammig Machine (by Franz Rammig 1977): ... a system, which, with no manual or mechanical interference, permits the building, changing, processing and destruction of real (not simulated) digital hardware
- Reconfigurable computing (RC) is defined as *the study of computation using reconfigurable devices* This includes architectures, algorithms and applications
- The term RC is often used to express that computation is carried out using dedicated hardware structures (often utilizing a high level of parallelism) which are mapped on reconfigurable hardware (this is opposed to the sequential von Neumann computer paradigm!!!).

How does it Work? Look-up Tables

Example of a SRAM-based look-up table (LUT) function generator. A LUT is basically a multiplexer that evaluates the truth table stored in the configuration SRAM cells (can be seen as a one bit wide ROM). A *k*-input LUT has 2^k SRAM cells.




How does it Work? Look-up Tables

Configuration examples Note that by permutating LUT values, inputs can be swapped (usefull for routing); it is also possible to rouite through a LUT.

A ₃ A ₂ A ₁ A ₀					A_{3} A_{0}
0:0000	0	0	0	0	0
1:0001	0	0	0	1	0
2:0010	0	0	1	0	0
3:0011	0	1	1	1	0
4:0100	0	1	0	0	0
5:0101	0	1	0	1	0
6:0110	0	1	1	0	0
7:0111	0	1	1	1	0
8:1000	0	0	0	0	1
9:1001	0	0	0	1	1
A: 1 0 1 0	0	0	1	0	1
B: 1 0 1 1	0	1	1	1	1
C: 1 1 0 0	0	1	1	0	1
D: 1 1 0 1	0	1	1	1	1
E: 1 1 1 0	0	1	1	0	1
F: 1 1 1 1	1	1	1	1	1

How does it Work? Routing

The routing is implemented with pass transistor logic:




- If we only count transistors, it costs more transistors for the SRAM cells than for the configuration SRAM cells.
- Alternatives:
 - Flash-based FPGAs (e.g. FPGAs from Microsemi)
 - Field Programmable Nanowire Interconnects (FPNI) (experimental)

5


 Tier Logic: thin film transistors for SRAM cells in the metal layer Idea: move the SRAM configuration cells from the silicon to the metal layers. (Tier logic is out of business)

How does it Work? FPGA Fabric

- Example of an FPGA fabric composed of LUTs, switch matrices and I/O cells. Other common primitives: memories, multipliers, transceivers, ...
- On real FPGAs: a cluster of LUTs per switch matrix (e.g., eight LUTs and switch matrix form a configurable logic block on Xilinx FPGAs)



Introduction: Example for RC



Introduction: Example (Benefits)

Reconfigurable computing permits to tradeoff between performance (speed and/or latency) and area (number of used primitives) of the reconfigurable architecture. This requires to solve the following steps:

- Allocation: defining the resources / functional blocks which are allowed for implementation
- Binding: defining which operation is executed on a particular allocated resource
- Scheduling: defining the time when an operation is executed

Allocation, binding, and scheduling are fundamental problems that have to be solved at different level of abstraction (e.g., system level, architecture level, or all refinements.

This holds for both the hardware and the software part!

Further: RC removes architectural limitations (e.g., like shared memory communication in GPUs)

Introduction: Terms and Definitions

These RC benefits exist also for dedicated hardware (ASIC¹, ASIP²), but reconfigurable computing allows more:

- Adaptability: react on environment changes or different workload scenarios by adapting the behavior and structure of a system (e.g., scaling a system with configuring more instances of an accelerator module to a reconf. device)
- Customization (post fabrication): allows for different features for individual systems
- Updatability: update to new standards, bug fixes, after sales business with new features "hardware apps"


Possible by (re)configuration: Configuration (and respectively reconfiguration) is the process of changing the structure of a reconfigurable device at start-up-time (respectively run-time). Mostly this means: sending new configurations to the device

Introduction: Terms and Definitions

Reconfigurable architectures

 Coarse grained: ALU-like primitives with word sized routing channels





- Examples: NEC-DRC, PACT XPP, Silicon Hive, Ambric, Picochip, TILERA, Nvidia GPGPU
- Advantage: extreme performance for domain specific tasks
- Fine grained: bit level primitives (e.g., look-up tables (LUTs)) and single wire routing
 - Examples: plenty of academic architectures, Atmel FPGAs
 - Advantage: can virtually implement anything
 - But often poor performance and/or chip utilization
- Hybrid: fine-grained fabric with additional coarse-grained primitives (e.g., hardware multipliers or CPUs)
 - Examples: Xilinx Virtex families (some with embedded PPC)
 - Aims at combining the advantages of both

Introduction: the FPGA-ASIC Gap

Hybrid FPGAs are dominating reconfigurable market, but there is a

Gap between reconfigurable FPGAs and dedicated ASICs

@ 90nm process*	FPGA versus ASIC			
chip area	~ 18 x larger			
dynamic power	~ 14 x more			
clock speed	~ 3-5 x slower			
*Kuon & Rose: Measuring the Gap Between FPGAs and ASICs, in Tr. On CAD, 2007.				

- Note that the gap towards a programmable von Neumann machine could be even orders of magnitude higher!
- also: lack of productive design tools (and skilled engineers)

Solution: **partial run-time reconfiguration (PR):** reusing the resources of a reconfigurable architecture by multiple modules over time. Only parts of a system might be updated while continuing operation of the remaining system. 11

FPGA-based Systems everywhere, but not PR

• FPGA-based systems are omnipresent in our daily life.










Each A380 contains more than 700 Actel FPGAs, e.g., for:

- Engine control & monitoring
- flight computers
- braking systems
- safety warning systems


What we should know about FPGAs


- Slow (~300 MHz), but highly parallel execution >1000 Operations
- Moderate I/O throughput, but >1MB @ >1TB/sec (on-chip)
- Difficult VHDL programming, but C++ is coming up



PR Advantages: Area Saving


- Networking: Adapt to changing protocols over time
- Encapsulated design of the processing modules





PR Advantages: Area Saving


Economics of ASIC- and FPGA designs



- FPGA buyers:
- reduce unit cost
 after sales business
- FPGA vendors: more attractive for high volume designs

PR Advantages: Acceleration


Reduce latency by spending more area on submodules




- May alternatively allow to reduce clock frequency (and power)
- Lower latency might reduce buffer sizes
- Example: TLS/SSL, sorting (database acceleration)
- May also increase throughput

PR Advantages: Faster Configuration


- Full FPGA bistream can currently be > 20 MB
- Flash memory performance 10-20 MB/s (special high-speed Flash memories reach up to 100 MB/s)
- → Full initial configuration ~ 1-2 seconds in practice an order of magnitude to slow for PCIe (setup within 100 ms)
- Solution: Bootstrapping using PR








PR Advantages: IP Reuse



High level of IP reuse \rightarrow Adapt the component-based system PR design flow for a general design methodology

Idea: take as much as possible from an existing environment and add only the application stecific parts.


PR Advantages: SEU* Compensation



- Smaller configuration SRAM cells
- Exponetial rise in the total amount
- → Increased risc of *single event upsets (SEU)
- Solution: Configuration Scrubbing
 - Continous reconfiguration during operation (repair)
 - Readback for SEU detection (before committing a result)

RC on FPGAs (Classification)


Classification of (run-time) reconfigurable FPGA-based systems



 This lecture focuses on passive¹ partial reconfiguration (interrupt whole FPGA during reconfiguration) and active partial reconfiguration² (untouched parts continue execution) on FPGAs.


Context-Switching on FPGAs

- Partial reconfiguration is also referred as context switching.
- What is the Context of an FPGA?
 - "Context" denotes a "state" which is stored in memory Located in: 1) FPGA fabric (technology level)
 2) Modules (logic level)
- 1) Present FPGA configuration



Access via configuration port

- 2) State of a module
 - Register snapshot
 - RAM blocks
 - External state



Access via configuration port or extra logic (e.g., scan-chain)


Context-Switching on FPGAs

Classification		Technology level (FPGA)			
		static	dynamic		
(module)	static	 Module runs forever Single configuration/ module context ASIC-like (e.g., memory controller) 	 Configuration swapping Run-to-completion model (no module context is considered at start) (e.g., motion-JPEG) 		
Logic level (module)	dynamic	 Multiple module contexts on a single configuration (e.g., multi channel crypto) 	 module preemption and resuming Configuration swapping Transparent (like software) Examined at UIO in the COSRECOS project* 		

All variants may co-exist in a reconfigurable SoC

Baseline Model of Partial Reconfiguration


The time-multiplex model:




- Activate one module **exclusively** within a reconfigurable region
- Swapping between modules by writing a partial bitstream to a configuration port (defines the configuration time!)
- Bitstream might be written by the FPGA itself \rightarrow selfreconfiguration
- Used by the tools from Xilinx and Altera

Tabula's 3D Architecture


- 8 configuration planes
- Reconfiguration @ 1.6 GHz
- Within netlist reconfiguration (uses forwarding registers called "time via")



Example: 32- bit adder; a) conventional, b) time-multiplexed



Example: 32- bit adder; c) scheduling, d) configuration storage



- Each micro configuration has its own set of SRAM cells (which requires area on the die; savings are possible in the logic)
- Rapid reconfiguration consumes power (millions of configuration bits)


 → better suitable for latest CMOS processes
 - (where static power dominates dynamic power)

- One memory access per time plane → virtually 8 memory ports; (depending on the space/time mapping there are typically fewer memory accesses possible)
- Difficult to rate this approach:
 - Clustered logic fabric (fast inside, slower from cluster to cluster)
 - Extra multiplexers for accessing state values (LUTs can be shared, but not state flip-flops)
 - Extra latch for each wire segment
- Difficult tools: Tabula hides the space/time mapping from the user and the reconfiguration is fully transparent → the device appears larger than it is and logic resources are reused to implement larger netlists
 - No easy manual manipulation of the netlist.
 - Monitoring of signals is difficult. (transient events cannot be easily monitored with an oscilloscope)
- More information: http://www.tabula.com

PR Time-Granularity (single-cycle)

Multi-context FPGAs

- originally proposed by Scalera & Trimberger
- single cycle configuration swapping
- idea: duplicating all configuration bits for each "plane" and multiplexing between planes



- Problem: extra multiplexer required for each configuration bit
- All planes have to be mapped on a 2D chip (3D → 2D mapping)
 → longer routing between the primitives <=> lower performance
- Bad idea for FPGAs: most of the FPGA die area is spent on configuration SRAM cells) usefull only for coarse-grained architectures
- Better: multiplexing between different areas on the FPGA


Configuration by writing a new configuration bitstream to the device

- normal case for all FPGAs from Xilinx and Altera (starting with the Stratix-5 family)
- rapid partial module swapping
 (e.g., swapping within a frame in a video processing system)
- mode changing / field update (typically used in combination with full FPGA reconfiguration, e.g., in measurement equipment when changing settings or for prototyping (ASIC emulation))

PR in Time and Space

So far, we have only considered to have one module exclusively placed with a reconfigurable region (temporal partial reconfiguration) \rightarrow extension to multi-module placement of partially reconfiguration rable modules (spatial partial reconfiguration)


Possibilities for tiling the reconfigurable area into resource slots: island style slot style grid style



As smaller the slots, as lower the internal fragmentation (the waste of logic resulting from fitting any sized module into a tile-grid (i.e., clustering the FPGA area into regular groups of resources)) 30

PR in Time and Space: Efficiency


PR paradox: Runtime reconfiguration is brilliant, but not used!



- Internal fragmentation is dominating the overhead
- Can be optimized with small slots → 2D placement (but might result in additional cost for the communication)
- 2D enhances BRAM/DSP utilization
- 2D is obligatory for newer FPGA Architectures (Virtex-5/6) Requires adequate on-FPGA communication architectures
- Buses
- Point-to-point connections


- Internal fragmentation results from fitting modules into a grid of fixed resource slots.
- Analog: storing files in a filesystem with fixed clusters
- Average overhead of a module set of modules:

$$\overline{O} = \frac{1}{|\mathcal{M}|} \cdot \sum_{i=1}^{|\mathcal{M}|} \left(\left\lceil \frac{m_i}{l-c} \right\rceil \cdot l - m_i \right) \qquad \begin{array}{c} l: \text{ resources in a slot} \\ c: \text{ communication} \\ m_i: \text{ resources of module } i \end{array}$$



Optimal slot size depends on the modules and communication cost

- Impact of the resource slot size and the communication cost on the average module overhead
- Scenario: 9701 modules with 300, 301, ..., 10000 LUTs with a communication cost of 0, 5, ..., 25 LUTs per slot



$$\overline{O} = \frac{1}{|\mathcal{M}|} \cdot \sum_{i=1}^{|\mathcal{M}|} \left(\left\lceil \frac{m_i}{l-c} \right\rceil \cdot l - m_i \right) \qquad \begin{array}{c} l: \text{ resources in a slot} \\ c: \text{ communication} \\ m_i: \text{ resources of module } i \end{array}$$

Discussion:

- If m_i >> l the overhead converges to l/(l-c), meaning that for large modules (with many resource slots) the internal fragmentation becomes negligible.
- The optimal slot size can be computed by differentiating the average module overhead \overline{o} with respect to the slot size *l*.
- As the ceiling function is discontinuous, its bounds are considered: $\frac{|m_i|}{l-c} \le \left\lceil \frac{|m_i|}{l-c} \right\rceil < \frac{|m_i|}{l-c} + 1$
- Lower bound: perfect fit
- Upper bound: one slot is $\widehat{O} = \frac{1}{|\mathcal{M}|} \cdot \sum_{i=1}^{|\mathcal{M}|} \left(\left(\frac{|m_i|}{l-c} + 1 \right) \cdot |l-m_i| \right)$ almost unused

Discussion:

 Upper bound: one slot is almost unused


$$\widehat{O} = \frac{1}{|\mathcal{M}|} \cdot \sum_{i=1}^{|\mathcal{M}|} \left(\left(\frac{|m_i|}{1-c} + 1 \right) \cdot |l| - |m_i| \right)$$

35

Worst case:


$$\frac{\partial \widehat{O}(l)}{\partial l} = 0 \Rightarrow \widehat{l}_{opt} = c \pm \sqrt{\frac{1}{|\mathcal{M}|} \cdot c \cdot \sum_{i=1}^{|\mathcal{M}|} |m_i|}.$$


 Avarage case: (achievable only with 2D grid style placement)



One of the best published solutions:

- Hagemeyer et al., Design of Homogeneous Communication Infrastructures for Partially Reconfigurable FPGAs ERSA, USA 2007.
- Master and slave support (32 bit)
- 16 sockets (XC2V4000)
- Communication cost: 8554 LUTs (~three 32-bit CPU-cores)
- No I/O support
- Resource slot size: 2560 LUTs






Catastrophic communication cost and too large resource slots 36

PR Space-Granularity (bitstream)

The behavior or structure of a system can be changed by small manipulations of the configuration bitstream.

- Manipulation of the routing (switch matrix multiplexer)
- Changing logic functions example: AND → OR



	A_3, A_2, A_1, A_0	LUT-value AND gate	LUT-value OR gate
0	0000	0	0
1	0001	0	1
2	0010	0	1
3	0011	0	1
4	0100	0	1
5	0101	0	1
6	0110	0	1
7	0111	0	1
8	1000	0	1
9	1001	0	1
Α	1010	0	1
В	1011	0	1
С	1100	0	1
D	1101	0	1
Ε	1110	0	1
F	1111	1	1


PR Space-Granularity (bitstream)

Tunable LUT

a) standard look-up table implementation of a switchable wide input gate. Here, a multiplexer is used to switch between different Boolean functions.

b) logic switching implemented by selectively reconfiguring the LUT table values (LUT tuning).


- Idea: keep the routing and change only the LUT values (faster reconfiguration)
- Only useful for very specific problems (e.g., crypto key changing).



PR Space-Granularity (small modules)

Sometimes, even small modules can materially speed-up a system.


Example: reconfigurable customized instruction set extensions (e.g., with instructions for CRC, DES round, bit swapping)




- Relatively small configurable instructions can speed up execution by at least an order of magnitude. (NIOS, GARP, DISC)
- Typically non concurrent operation (blocking the ALU)
- Difficulty: instructions have a high pin count per logic \rightarrow Interfaces have to be ultra efficient!
- Different logic requirements \rightarrow flexible instruction placement

PR Space-Granularity (large modules)

Typically, systems consist of multiple concurrently working modules.



- Difficulty: modules have different resource requirements
 - Logic
 - Memory
 - Multipliers
- Placement restrictions (string matching problem)




→Interfaces should allow two-dimensional module placement

Further: placement impacts the communication!


tightly coupled -		\rightarrow loosely coupled
register file	cache	system memory
II DISC NIOS NIOS NIOS	complexity (size)	

- Reconfigurable HW in parallel to the ALU
- [1] Wirthlin and Hutchings: *DISC: Dynamic Instruction Set Computer* (FCCM 1995)




tightly coupled		\rightarrow loosely coupled
register file	cache	system memory
I DISC NIOS II NIOS II	complexity (size)	


- Reconfigurable HW in parallel to the ALU
- Module may contain own register file



tightly coupled		\rightarrow loosely coupled
register file	cache	system memory
[1] DISC NIOS II ↓ ↓ M.Blaze ↓	complexity (size)	


- Reconfigurable HW in parallel to the ALU
- Decoupled by Fifo channels (FSL-Fifo)
- Parallel execution





tightly coupled		\rightarrow loosely coupled
register file	cache	system memory
	complexity (size)	
[1] DISC NIOS II ↓ ↓ M.Blaze	[2] GARP I	
 Coprocessor-like coupling of the reconfigurable HW Decoupled by Fifo channels (FSL-Fifo) Parallel execution 	reg file	memory bus


tightly coupled -		\rightarrow loosely coupled
register file	cache	system memory
	complexity (size)	
[1] DISC NIOS II ↓ ↓ M.Blaze	[2] GARP ↓ PPC V4 ↓	
 Coprocessor-like coupling of the reconfigurable HW Decoupled by Fifo channels (FSL-Fifo) Parallel execution 	cache	memory bus



On-FPGA Communication

Goal: an efficient on-FPGA communication architecture that supports the grid-style module placement.

Classification of different on-chip communication architectures:




- for FPGAs: buses (reading / writing of registerfiles and DMA)
 - point-to-point links

(I/O-pin connection and data streaming)

On-FPGA Communication (History)


- Progress in Partial reconfiguration (physical implementation) using the Xilinx tools over the last decade:
- Fundamental problem: binding of the partial module entity signals to fixed routing resources of the FPGA fabric "module plug"



- "Xilinx Bus Macros" for constraining the routing between the static system and one or more PR regions (introduced 2002)
 Costs two TBUFs per signal wire (in terms of latency and area)
 - ↘ Placement restrictions & device support

On-FPGA Communication (History)


 Progress in Partial reconfiguration using the Xilinx tools over the last decade:



"Slice-based Bus Macros" (proposed by Hübner et al. in 2004)
 More flexible (higher density of wires, more placement options)
 Works with all Xilinx FPGAs (Virtex-II Pro: last FPGA with TBUFs)
 Costs two LUTs per signal wire (in terms of latency and area)


On-FPGA Communication (History)

 Progress in Partial reconfiguration using the Xilinx tools over the last decade:




- "Proxy logic" (released for some devices by Xilinx in 2009)
 Automatic placement of anchor primitives
 Costs one LUT per signal wire (in terms of latency and area)
 Only provided for some devices
- Same approach is used in the upcoming Altera PR flow

On-FPGA Communication



"PR links"

Binding entity signals to the wires crossing the border to a reconfigurable module.



↗ No logic overhead, cleaner design flow, supports S6 (V5, V6)


On-FPGA Communication: Buses

Bus macros are best suited to integrate modules into islands! The following slides present structured communication architectures for slot-based (1D) or grid-style (2D) module placement




The Simple Formula for Building Bus-based Reconfigurable Systems

EXILINX® ACQUEODO " FEISTATIOLAI FEISTATIOLAI EXILINATION	



ReCoBus Communication


All bus protocols can by implemented by the use of four signal classes:




 Example: connecting an interrupt signal from a slave to an interrupt controller is basically the same problem as connecting a bus request from a master module to an arbiter

ReCoBus: Shared Read

Shared read signals for connecting one selected module with the static system:




- Homogeneous (=identical) logic and routing footprint inside each resource slot
- Free module placement
- Deep combinatory path (slow)
- Massive resource overhead (has to replicated for each bit signal)
- Solution Soluti Solution Solution Solution Solution Solution Solution S




Logic overhead: 4/24 = 17%

 <u>Problem</u>: the structure of a distributed read multiplexer chain is unlikely for very fine-grained resource slot layouts:




 \blacktriangleright Logic overhead: 4/18 = 22%

 <u>Problem</u>: the structure of a distributed read multiplexer chain is unlikely for very fine-grained resource slot layouts:




 \blacktriangleright Logic overhead: 4/12 = 33%

 <u>Problem</u>: the structure of a distributed read multiplexer chain is unlikely for very fine-grained resource slot layouts:




<u>Solution</u>: multiple interleaved read multiplexer chains



Low logic overhead, low latency and fine granularity!

ReCoBus: Signal Alignment (1D)


Example system:



- Alignment-multiplexer allow free module placement
- Interface grows together with the module complexity (size)
 For example: a small UART might be connected using an 8-bit data bus and a more complex Ethernet adapter with 32-bit
- The first LUT function of each chain (here rightmost) must be changed to an AND gate or an external source is needed 61


ReCoBus: Signal Alignment (1D)

 Assuming an 8-bit interface pro slot, it takes at least four consecutive slots to provide the full interface size




ReCoBus: Signal Alignment (2D)

 The signal interleaving scheme can be extended to implement buses allowing to integrate modules in a 2D grid style.




 LUTs can be used to decode an address within the bus (the table contains then a one-hot value, e.g. for addr. 0xA)



- For setting an address, LUT values can be exchanged:
 - Using the configuration port,
 - Accessing the table with the user logic: SRL16 shift register primitive or distributed memory


	value
0	0
1	0
2	0
3	0
4	0
5	0
5 6 7	0
7	0
8	0
9 A	0
Α	1
В	0
С	0
D	0
Е	0
F	0

 <u>Architecture</u>: uniformed distributed address comparator inside the bus (implemented by SRL16 shift register primitives)



- Two-stage reconfiguration:
 - 1. FPGA: initialize the shift register with 0xFFFF
 - 2. <u>Logic:</u> configure address comparator and activate module


Arrangement of the address comparators



bus side | reconfigurable select generator | module side


- Allows module relocation
- Multiple instances of a module (individual module addresses
- Automatic reset generation
- No interference by the reconfiguration process (Hot-Plug)
- Extra register file look-up for alignment multiplexer control

Arrangement of the address comparators



- Allows module relocation
- Multiple instances of a module (individual module addresses)
- Automatic reset generation
- No interference by the reconfiguration process (Hot-Plug)
- Extra register file look-up for alignment multiplexer control


 Assuming an 8-bit interface pro slot, it takes at least four consecutive slots to provide the full interface size



- Address mapping: the whole ReCoBus subsystem appears like one module in the address space of the system
- Up to 15 modules can be addressed (one encoding (0xF--) is used for the case that no module is selected)
- Wildcard addressing for multi cast operation (wired OR on read)

ReCoBus: Dedicated Read Signals

Dedicated master read signals (interrupt)



- Idea: set connection within a module to an internal homogenously routed interrupt wire by bitstream manipulation
- The number of internal interrupt lines scales with the number of modules (allows many tiny slots)
- Crosspoints are directly implemented in the FPGA routing fabric (no extra logic required)
- In practice: internal wire sharing for interrupt and bus arbitration (also: signal interleaving and masking in the static system) 69

ReCoBus Properties

- Direct connection of a module to the bus
- Compatible to all established standards (AMBA, PLB, ...)
- Module relocation & flexible module placement
- Variable module sizes
- Multiple instances of the same module
- Very low logic overhead
- Allows high speed / high throughput
- Hot-swap module exchange: The reconfiguration process is completely transparent for all bus transactions.




OK - We have a suitable Bus.

What about dedicated links or I/O?


I/O-Bars for Point-to-Point Links

- Horizontal routing track within the reconfigurable area
- Connections are set by modifying switch matrices
- One bar per interface requirement (e.g., video, audio)




I/O-Bars for Point-to-Point Links

- Read-modify-write connection
- Ideal for data streaming




I/O-Bars for Point-to-Point Links

I/O bar implementation



I/O-Bars for Point-to-Point Links


- I/O-Bar implementation for 2D
- Vertical routing is accomplished in the static part
- Can be used with interleaving for decreasing latency (requires signal alignment in each module)






Demo System

- 248 logic slots (192 LUTs/slot)
- +16 RAM slots
- 8-bit slave bus (up to 48 bit via 6 sequent slots)
- Video streaming
- Free placement
- Connection cost: 14 LUTs/slot
- 100 MHz (XC2V6000-6)



Demo System

 Regular structured ReCoBus macro (a macro contains logic and routing and is instantiated like any other VHDL module)



- Implementation on a XC2V-6000
- One CLB provides up to 8 data signals (for read and write)
- Lower CLB packing can improve routing (congestion around the connecting resources)


The ReCoBus-Builder




- Easy usable builder for reconfigurable systems
- Available on


www.recobus.de










Design Entry, Static/Dynamic Partitioning, and Verification







Physical Implementation






Bitstream Assembly






- Modules might be implemented using different shapes/resources (design alternatives)
- Goal: higher utilization
- Interesting for component based system design (no place and route)
- Simplified system integration based on standardized interfaces
- Enhanced IP-reuse



Design Flow: Blocking




- New advanced GUI for the complete FPGA design flow
- Project management
- Floorplanning
- Critical path analysis (timing)
- Implementation viewer



Source: Xilinx

Integration of the vendor specific partial flow

- 1. Step: Synthesis of all partial and static modules in individual netlists (Static netlist has black boxes for the modules)
- 2. Step: Creation of a new PlanAhead project
- **3. Step:** Creation of Reconfigurable Partitions
 - A reconfigurable partition (RP) consists of several reconfigurable modules (RM)
 - Assign a partial netlist to each RM
 - A RM can also be a black box (empty module)



- **4. Step:** Floor planning of the reconfigurable partitions
 - Create Area Groups
 - PlanAhead automatically creates the communication ports for the reconfigurable partition
 - Port proxy logic: LUT1 (anchor required for physical implementation)
 - PlanAhead


 automatically
 creates the user
 constraints file
 (UCF) with the
 bounding box
 definitions of the RPs

Netlist Design - netlist_1 * - xc6vlx240tff1156-1 (active)		Design Planner	I/O Planner	
Physical Constraints Physical Constraints				
	Which re constrain		pblock_U2_RP_Count to	
👃 🔏 Sources 🞑 Timing 📕 Physical. 🔗 Configur 関 Netli	SLICE			
Pblock Properties	BUFIODQS BUFO BUFR DCI DELAYCTF ILOGIC VIOB IODELAY OLOGIC	RL.		
General Statistics Instances Rectangles Attributes			OK Cancel	Source: Xilinx

- 5. Step: Run design rule check (DRC) to verify the design
- 6. Step: Create the first reconfigurable configuration
 - Consisting of the static module and for each RP a RM
 - Implement this configuration
 - Promote this configuration
- 7. Step: Create further configurations

for each module in a RP:


- Import the static design
- Implement the partial module



 8. Step: Create the static and partial configuration bitfiles

Differences between the ReCoBus-Builder approach and PlanAhead:

- Slot-style or grid-style vs. island style reconfiguration (island style has no external fragmentation problem →simple placement)
- ReCoBus allows module relocation and multi module instantiation
- Proxy logic bounds a module to a particular fixed region (RP)
- Example: 3 islands and 4 kinds of modules requires 3x4=12 physical implementations (place&route)




 All partial modules have to be re-implemented in case of changes in the static system (does not scale for complex systems)

Design Flow: FPGA Issues

In Xilinx FPGAs, the smallest atomic piece of configuration data is a configuration frame that contains data for all (older devices) or a set of vertical aligned CLBs (newer devices)

 Arbitrary configuration update is possible using readback-modify-write




- Instead of readback, a configuration image might be stored in memory to avoid the relatively slow readback process
- Warning: Using LUTs as memory elements (e.g., SRL16 mode) might result in side effects, when updating modules above or below these primitives because LUT values get overwritten.

Run-time Management

Main problem: online temporal module placement

Problem: map a DFG onto a reconfigurable area such that the schedule is feasible and the total execution time is minimized.




In other words:

- computing module placement positions
- and schedules
- Question: predictable (offline) vs. unpredictable (oline) problem

PR example: Sorting for Database Acceleration

Sorting contributes to 30% of the CPU time in huge databases




50% area saving or 4 times larger problems as compared to a static design

 Next step: hierachical reconfiguration: swap comparator cells for different data types (integer, text, ...)

PR example: Custom instructions

 Fine-grained communication architecture for flexible instruction placement



- Identical routing for OPs and results in each slot
- Both operands are available in each slot (end point & middle access)
- Commutative instructions (e.g., A > B)
 - Implementation alternative
 - Bitstream manipulation

PR example: Custom instructions

instruction	slices	slots	bitstream	latency (max/av)
64-bit XOR gate	19 (40%)	1	2.64 KB	7.04 / 5.95 ns
CCITT CRC	33 (34%)	2	5.28 KB	5.32 / 3.98 ns
sat. add/sub	70 (73%)	2	5.28 KB	9.89 / 7.81 ns
barrel shifter	90 (94%)	2	5.28 KB	11.07 / 7.88 ns
'1'-bit counter	214 (89%)	5	13.2 KB	11.37 / 8.25 ns
mask & permute	16 (33%)	1	2.64 KB	5.94 / 4.05 ns

- Direct connection (no "proxy logic")
- Swapping of instructions:
 - Dedicated load commands
 - Triggered by a trap handler