

IN4180 - Analog Microelectronics Design

Biasing, References and Regulators - pt 1

Kristian G. Kjelgård




Biassing, references, regulators

- Providing suitable working conditions for analog circuit elements

Reference
Generate constant and absolute voltage
Independent of working conditions

Regulator
Improve DC voltage or keeping them stable

Bias circuit
Setting DC voltages or currents




Biasing

Bias circuits

- What bias voltage V_b ?
 - Constant drain current in match diff-pair?
 - Constant voltage drop over R ?
 - Constant gain?

Assuming 10-20% device variations



Bias circuits



- Provide a bias voltage that tracks varying parameters and sets operation point accordingly
- Stable G_m – In many cases the most important
- Compensate supply voltage, temperature and process variations

Crude “Bias”


$$\Delta I_{out} = \frac{\Delta V_{DD}}{R_1 + 1/g_{m1}} \cdot \frac{(W/L)_2}{(W/L)_1}$$

- Resistive current generator
 - Known load \rightarrow good approximation
 - Sensitivite to Vdd and process parameters

Need some sort of self-biasing / feedback!



Constant transconductance bias circuit



$$V_{EFF} = V_{GS} - V_{TN}$$


$$V_{GS13} = V_{GS15} + I_{D15}R_B$$

$$V_{TN13} = V_{TN15}$$



$$V_{eff13} = V_{eff15} + I_{D15}R_B$$

Constant transconductance bias circuit



$$V_{eff13} = V_{eff15} + I_{D15}R_B$$


$$V_{eff} = \sqrt{\frac{2I_D}{\mu_n C_{ox} \left(\frac{W}{L}\right)}}$$

$$\sqrt{\frac{2I_{D13}}{\mu_n C_{ox} \left(\frac{W}{L}\right)_{13}}} = \sqrt{\frac{2I_{D15}}{\mu_n C_{ox} \left(\frac{W}{L}\right)_{15}}} + I_{D15}R_B$$

$$g_{m13} = \frac{2 \left[1 - \sqrt{\frac{\left(\frac{W}{L}\right)_{13}}{\left(\frac{W}{L}\right)_{15}}} \right]}{R_B}$$

Gm independent
of voltages and
unCox

Constant transconductance bias circuit




For the special case:


$$\left(\frac{W}{L}\right)_{15} = 4 \left(\frac{W}{L}\right)_{13} \Rightarrow g_{m13} = \frac{1}{R_B}$$

Constant transconductance

- PMOS devices
 - Unfortunately, mobility variations are significant
- Additional compensation for
 - Temp, body ...
- Second stable state ($I = 0$)
 - Startup circuits required
- Runaway compensation at high temp.
High power consumption

$$g_{mp} = \sqrt{\frac{\mu_p \left(\frac{W}{L}\right) I_D}{\mu_n \left(\frac{W}{L}\right) I_{15}}} \approx g_{m13}$$






Bias distribution

- Provide V_b -> transistors independent of temperature, process and supply parameters
- May be large and should be reused by several sub-circuits




Voltage mode distribution




- V_{tn} variation sensitive
- GND potential sensitive
- Noise at high Z nodes
- Low current consumption

Current mode distribution



- V_{tn} independent
- GND independent
- More devices required
- Higher current consumption + I_d

Voltage Regulator



- Handle V_{DD} variations
- Provide power (in contrary to bias / references)
- Reduce supply voltage
 - Stabilize supply voltage for improved performance
- Filter noisy supply
 - Ground ref may still convey noise

Classic linear regulator implementation


$$V_{ref} \approx V_{reg}$$

- Quiet and stable on-chip voltage
 - Input reference
 - Amp gain



- Specifications
 - Power-supply rejection ratio

$$PSSR(\omega) = 10 \log_{10} \left(\frac{v_{DD}}{v_{reg}} \right)$$

- Output impedance
- Transient current load
- Dropout voltage
 - Minimum voltage between supply and regulated voltage




Regulator Feedback analysis – DC ($\omega=0$)



$$L(\omega=0) = \frac{G_{m1} R_{m1} R_L}{\left(\frac{1}{g_{m1}} + R_L\right)}$$

Regulator Feedback analysis AC




$$L(s) = \left(\frac{G_{ma} R_{oa} R_L}{R_L + 1/g_{m1}} \right) \frac{\left(1 + \frac{s}{\omega_z} \right)}{\left(1 + \frac{s}{\omega_{p1}} \right) \left(1 + \frac{s}{\omega_{p2}} \right)}$$

Regulator Feedback analysis AC poles

$$-\omega_{p1} = -\omega_0 Q = \frac{(1/R_{oa})(g_{m1} + 1/R_L')}{C_L/R_{oa} + C_1(g_{m1} + 1/R_{oa}) + C_{gs1}/R_L'}$$

$$-\omega_{p2} = \frac{\omega_0}{Q} = \frac{C_L/R_{oa} + C_1(g_{m1} + 1/R_{oa}) + C_{gs1}/R_L'}{C_{gs1}C_L + C_1(C_{gs1} + C_L)}$$



As a designer
make C_1 large

Dominant pole



$$\omega_{p1} \approx \frac{1}{R_{oa} C_1}$$

$$\omega_{p2} \approx \frac{g_{m1}}{C_L}$$

Or C_L large ?

Low Drop-out regulator

- Dropout voltage
 - Maximum regulated voltage
- pMOS for minimal voltage drop
 - Notice reversed amp polarity
- Regulating loop

$$L(s) = \frac{G_{ma} R_{oa} g_{m1} R'_L}{\left(1 + \frac{s}{\omega_{pa}}\right) \left(1 + \frac{s}{\omega_{pL}}\right)}$$



- Amp pole

$$\omega_{pa} = \frac{1}{R_{oa} C'_1}$$

- Amp pole dominant → worse rejection

- Output pole

$$\omega_{pL} = \frac{1}{R'_L C_L}$$




$$C'_1 = C_1 + C_{gs1}$$

Regulator design considerations

- NMOS pass transistor -> better PSRR
- NMOS pass needs $V_{gs} > V_{th}$... Not suitable for Low Dropout
- PMOS pass transistor -> only limited by V_{eff} (need some channel to get current through)
- High W needed with low $V_{DD} - V_{reg}$
- Higher gain in last stage (CS) and V_{DD} is source voltage -> poorer PSRR

Regulator voltage control



$$V_{reg} = V_{ref} \left(1 + \frac{R_1}{R_2} \right)$$