





BACKGROUND for the plots! Avoid yellow curves.














Department of Informatics University of Oslo
Departing CMOS model for manatory 3
Will use transistor models for an integrated circuit: 0.35m CMOS from AMS (Austria Micro Systems)
Preparation


Include transistor model card
Include symbols
Set correct model for transistors in schematic


Set correct length and width for transistors in schematic

































d) Try to specify the variation in power consumption at VCC when the input signal is a 1MHz sine with amplitude 10mV.  $^{\mbox{\tiny 18}}$