



INF3400 Del 8 Effektforbruk og statisk CMOS

UNIVERSITETET
I OSLO

Introduksjon til effektforbruk

Effektforbruk:

$$P(t) = i_{DD}(t) \cdot V_{DD}$$

Effektforbruk over en tidsperiode

$$E = \int_0^T i_{DD}(t) \cdot V_{DD} dt$$

Gjennomsnittlig effektforbruk
over en tidsperioden:

$$\begin{aligned} P_{avg} &= \frac{E}{T} \\ &= \frac{1}{T} \int_0^T i_{DD}(t) \cdot V_{DD} dt \end{aligned}$$

Statisk effektforbruk:

1. AV strøm.
2. Tunnellering.
3. Pn-overganger.
4. Lekkasje i transistorer som overstyres.

Dynamisk effektforbruk:

1. Opp- og utladning av kapasitanser.
2. Kortslutningsstrøm.

Svak inversjon

Når gate source spenningen er lavere enn terskelspenningen:

$$I_{ds} = I_{ds0} e^{\frac{V_{gs} - V_t}{nU_T}} \left(1 - e^{-\frac{V_{ds}}{U_T}} \right)$$

der:

$$I_{ds0} = \beta U_T^2 e^{1.8}$$

n = slope factor

Korte kanaler og kraftig elektrisk felt gir "drain induced barrier lowering" (DIBL):

$$V_t' = V_t - \eta V_{ds}$$



UNIVERSITETET
I OSLO

Oppgave 2.11


Finn strømlekkasje i svak inversjon i en inverter ved romtemperatur når inngangen er 0. Anta at $\beta n = 2\beta p = 1 \text{ mA/V}^2$, $n = 1.4$ og $|V_{tp}| = V_{tn} = 0.4 \text{ V}$. Anta at bodyeffekt og DIBL koeffisient $\gamma = \eta = 0$.

$$\begin{aligned} I_{ds} &= I_{ds0} e^{\frac{V_{gs} - V_t}{nU_T}} \left(1 - e^{-\frac{V_{ds}}{U_T}} \right) \\ &= \beta U_T^2 e^{1.8} e^{\frac{-V_t}{nU_T}} \left(1 - e^{-\frac{V_{ds}}{U_T}} \right) \\ &\approx 4.1 \cdot 10^{-6} e^{\frac{-0.4}{1.4 \cdot 0.025}} \\ &\approx 4.1 \cdot 10^{-6} \cdot 1.69 \cdot 10^{-5} \text{ A} \\ &\approx 6.9 \cdot 10^{-11} \text{ A} \\ &= 69 \text{ pA} \end{aligned}$$



UNIVERSITETET
I OSLO

Lekkasje i pn-overganger




$$I_D = I_S \left(e^{\frac{V_D}{U_T}} - 1 \right)$$



UNIVERSITETET
I OSLO

Tunnelling



UNIVERSITETET
I OSLO

Effektforbruk

Effektforbruk:

$$P(t) = i_{DD}(t) \cdot V_{DD}$$

Effektforbruk over en tidsperiode

$$T: \quad E = \int_0^T i_{DD}(t) \cdot V_{DD} dt$$

Gjennomsnittlig effektforbruk over en tidsperioden:

$$P_{avg} = \frac{E}{T}$$

$$= \frac{1}{T} \int_0^T i_{DD}(t) \cdot V_{DD} dt$$

Statisk effektforbruk:


1. AV strøm.
2. Tunnelling.
3. Pn-overganger.
4. Lekkasje i transistorer som overstyres.

Dynamisk effektforbruk:

1. Opp- og utlading av kapasitanser.
2. Kortslutningsstrøm.



Statisk effektforbruk



AV strøm:

$$I_{statisk} = I_{ds0} e^{\frac{-V_t}{nU_t}} \left(1 - e^{\frac{-V_{DD}}{U_t}} \right)$$

Statisk effektforbruk:

$$P_{statisk} = I_{statisk} V_{DD}$$




Dynamisk effektforbruk

Gjennomsnittlig dynamisk effektforbruk:

$$P_{dynamisk} = \frac{1}{T} \int_0^T i_{DD}(t) \cdot V_{DD} dt$$

$$= \frac{V_{DD}}{T} \int_0^T i_{DD}(t) dt$$

Inverter med last:



Over tidsperioden T:

$$P_{dynamisk} = \frac{V_{DD}}{T} [T f_{sw} C V_{DD}]$$

$$= C V_{DD}^2 f_{sw}$$


Tar hensyn til aktivitet:

$$P_{dynamisk} = \alpha C V_{DD}^2 f_{sw}$$



UNIVERSITETET
I OSLO

Pseudo nMOS



$$g_u = 4/3$$


$$g_d = 4/9$$

$$g_{avg} = 8/9$$

$$P_u = 18/9$$

$$P_d = 6/9$$

$$P_{avg} = 12/9$$



$$g_u = 8/3$$


$$g_d = 8/9$$

$$g_{avg} = 16/9$$

$$P_u = 30/9$$

$$P_d = 10/9$$

$$P_{avg} = 20/9$$



$$g_u = 4/3$$

$$g_d = 4/9$$

$$g_{avg} = 8/9$$

$$P_u = 30/9$$

$$P_d = 10/9$$

$$P_{avg} = 20/9$$



UNIVERSITETET
I OSLO

Pseudo nMOS inverter

Antar $\mu_n = 2\mu_p$ og opptrekk $\frac{1}{4}$ av nedtrekk:

$$W_n = \frac{4}{3} W_{n_{enket}} \quad W_p = 2 \frac{1}{4} \frac{4}{3}$$


$$= \frac{4}{3} \quad = \frac{2}{3}$$

Antar $W_n = C_{inngang}$ og $W_p = C_{gate_pMOS}$:

$$g_u = \frac{W_n}{W_p + \frac{1}{2}W_p} \quad g_d = \frac{W_n}{\left(W_n - \frac{1}{2}W_p\right) + 2\left(W_n - \frac{1}{2}W_p\right)}$$

$$= \frac{\frac{4}{3}}{\frac{2}{3} + \frac{1}{3}} \quad = \frac{\frac{4}{3}}{3\left(\frac{4}{3} - \frac{1}{3}\right)}$$

$$= \frac{4}{3} \quad = \frac{4}{9}$$



UNIVERSITETET
I OSLO

Parasittisk tidsforsinkelse:

$$P_u = R_{opptrekk} C_{intern}$$

$$= R_p \left(\frac{2}{3} + \frac{4}{3} \right) C$$

$$= 3R2C$$


$$= 2\tau$$

$$P_d = R_{nedtrekk} C_{intern}$$

$$= R \left(\frac{2}{3} + \frac{4}{3} \right) C$$

$$= R2C$$

$$= \frac{2}{3}\tau$$



UNIVERSITETET
I OSLO

Pseudo nMOS NAND2

Motstand i opptrekk:

$$R_p = 2 \left(\frac{1}{W_p} \right) R$$

$$= 3R$$

Motstand i nedtrekk:

$$R_n = W_n^{-1}$$

$$R_{nMOS_kjede} = (W_n^{-1} + W_n^{-1})R$$

$$= \frac{2}{W_n} R$$


$$= \frac{3}{4} R$$

Dimensjonering:

$$\frac{2}{W_n} R = \frac{1}{4} R_p$$

$$\frac{2}{W_n} R = \frac{1}{4} 3R$$

$$W_n = \frac{8}{3}$$



UNIVERSITETET
I OSLO

Logisk effort:

$$g_u = \frac{W_n}{W_p + \frac{1}{2}W_p}$$

$$= \frac{\frac{8}{3}}{\frac{2}{3} + \frac{1}{3}}$$


$$= \frac{8}{3}$$

$$g_d = \frac{W_n}{3 \left(\left(\frac{1}{W_n} + \frac{1}{W_n} \right)^{-1} - \frac{1}{2}W_p \right)}$$

$$= \frac{W_n}{3 \left(\frac{1}{2}W_n - \frac{1}{2}W_p \right)}$$

$$= \frac{\frac{8}{3}}{3 \left(\frac{4}{3} - \frac{1}{3} \right)}$$

$$= \frac{8}{9}$$




UNIVERSITETET
I OSLO

Parasittisk tidsforsinkelse:

$$\begin{aligned} P_u &= R_{\text{opptrekk}} C_{\text{intern}} \\ &= 3R \left(\frac{2}{3} + \frac{8}{3} \right) C \\ &= 10RC \\ &= \frac{10}{3} \tau \end{aligned}$$

$$\begin{aligned} P_d &= R_{\text{nedtrekk}} C_{\text{intern}} \\ &= R \left(\frac{2}{3} + \frac{8}{3} \right) C \\ &= \frac{10}{3} RC \\ &= \frac{10}{9} \tau \end{aligned}$$




UNIVERSITETET
I OSLO

Pseudo nMOS NOR

Logisk effort:

$$\begin{aligned} g_u &= \frac{W_n}{W_p + \frac{1}{2}W_p} \\ &= \frac{\frac{4}{3}}{\frac{2}{3} + \frac{1}{3}} \\ &= \frac{4}{3} \end{aligned}$$

$$\begin{aligned} g_d &= \frac{W_n}{3 \left(W_n - \frac{1}{2}W_p \right)} \\ &= \frac{\frac{4}{3}}{3 \left(\frac{4}{3} - \frac{1}{3} \right)} \\ &= \frac{4}{9} \end{aligned}$$




UNIVERSITETET
I OSLO

Parasittisk tidsforsinkelse:

$$\begin{aligned}
 P_u &= R_{\text{opptrekk}} C_{\text{intern}} \\
 &= 3R \left(\frac{2}{3} + \frac{4}{3} + \frac{4}{3} \right) C \\
 &= 10RC \\
 &= \frac{10}{3} \tau
 \end{aligned}$$

$$\begin{aligned}
 P_d &= R_{\text{nedtrekk}} C_{\text{intern}} \\
 &= R \left(\frac{2}{3} + \frac{4}{3} + \frac{4}{3} \right) C \\
 &= \frac{10}{3} RC \\
 &= \frac{10}{9} \tau
 \end{aligned}$$



Eksempel

Gjennomsnittlig logisk effort for NOR port:

$$g_{\text{avg}} = \frac{8}{9}$$

Kjedeeffort:



$$\begin{aligned}
 F &= GBH \\
 &= \frac{8}{9} H
 \end{aligned}$$

Optimal porteffort:

$$f' = \sqrt{\frac{8}{9} H}$$

Optimal inngangskapasitans:

$$\begin{aligned}
 C_{\text{inngang}} &= \frac{C_{\text{ekstern}} \cdot g}{f'} \\
 &= \frac{\frac{8}{9} H}{\sqrt{\frac{8}{9} H}} \\
 &= \frac{2\sqrt{2H}}{3}
 \end{aligned}$$



Dette gir for NOR port:

$$W_p = \frac{W_n}{2} = \frac{\sqrt{2H}}{3}$$

Effektiv motstand:

$$\begin{aligned}
 R_{\text{opptrekk}} &= 2W_p^{-1} \quad R_{\text{nedtrekk}} = \left(W_n - \frac{1}{2} W_p \right)^{-1} R \\
 &= \frac{6}{\sqrt{2H}} \quad = \left(\frac{2\sqrt{2H}}{3} - \frac{1}{2} \frac{\sqrt{2H}}{3} \right)^{-1} R \\
 &= \frac{2}{\sqrt{2H}} R
 \end{aligned}$$

Parasittisk tidsforsinkelse:

$$\begin{aligned}
 P_u &= \frac{6}{\sqrt{2H}} R \left(\frac{\sqrt{2H}}{3} + k \frac{2\sqrt{2H}}{3} \right) C \\
 &= \frac{6\sqrt{2H}(1+2k)}{3\sqrt{2H}} RC \\
 &= \frac{2(1+2k)}{3} \tau
 \end{aligned}$$

$$\begin{aligned}
 P_d &= \frac{2}{\sqrt{2H}} R \left(\frac{\sqrt{2H}(1+2k)}{3} \right) C \\
 &= \frac{2(1+2k)}{3} RC \\
 &= \frac{2(1+2k)}{9} \tau
 \end{aligned}$$


Total tidsforsinkelse:

$$\begin{aligned}
 D &= Nf' + P \\
 &= 2\sqrt{\frac{8}{9} H} + 1 + \frac{4(1+2k)}{9} \\
 &= \frac{4\sqrt{2H}}{3} + \frac{(13+8k)}{9}
 \end{aligned}$$



Oppgave 6.18

Tegn transistorkjema for pseudo-nMOS 3inngangs NAND port. Angi transistorstørrelser og finn logisk effort for nedtrekk og opptrekk og gjennomsnitt for portene.



Vi antar at motstanden i opptrekket skal være 4 ganger så stor som motstanden i nedtrekket:

$$R_p = 2 \frac{3}{2} R$$

$$= 3R$$

$$R_{NmosKJEDJE} = (W_n^{-1} + W_n^{-1} + W_n^{-1})R$$

$$= \frac{3}{W_n} R$$

Som gir:

$$\frac{3}{W_n} R = \frac{1}{4} R_p$$

$$\frac{1}{W_n} = \frac{1}{4}$$

$$W_n = 4$$



Effektiv motstand i nedtrekk:

$$R_{nedtrekk} = (R_{nMOS_kjede}^{-1} - R_p^{-1})^{-1}$$

$$= \left(\frac{W_n}{3} - \frac{1}{2 \cdot 3} \right)^{-1} R$$

$$= R$$

Logisk effort:

$$g_d = \frac{W_n}{3 \left(\left(\frac{1}{W_n} + \frac{1}{W_n} + \frac{1}{W_n} \right)^{-1} - \frac{1}{2} W_p \right)}$$


$$g_u = \frac{W_n}{W_p + \frac{1}{2} W_p}$$

$$= \frac{4}{\frac{2}{3} + \frac{1}{3}}$$

$$= 4$$

$$= \frac{4}{3}$$





Parasittisk tidsforsinkelse:

$$\begin{aligned}
 P_u &= R_{\text{opptrekk}} C_{\text{intern}} \\
 &= 3R \left(\frac{2}{3} + 4 \right) C \\
 &= 14 RC \\
 &= \frac{14}{3} \tau \\
 P_d &= R_{\text{nedtrekk}} C_{\text{intern}} \\
 &= R \frac{14}{3} C \\
 &= \frac{14}{9} \tau
 \end{aligned}$$




UNIVERSITETET
I OSLO

Oppgave 6.19


Tegn transistorskjema for en pseudo-nMOS port som implementerer funksjonen

$$F = A(B + C + D) + E \cdot F \cdot G.$$



UNIVERSITETET
I OSLO

Ganged CMOS



$$g_u = \frac{W_p + W_n}{2W_p + W_p}$$

$$= \frac{\frac{2}{3} + \frac{4}{3}}{2 \cdot \frac{2}{3} + \frac{2}{3}}$$

$$= 1$$

$$P_u = R_{\text{opptrekk}} C_{\text{intern}}$$



$$= \left(\frac{R_p \cdot R_p}{R_p + R_p} \right) \left(\frac{2}{3} + \frac{2}{3} + \frac{4}{3} + \frac{4}{3} \right) C$$

$$= 2R_p C$$

$$= 2 \cdot 2 \cdot \frac{3}{2} RC$$

$$= 6RC$$

$$= 2\tau$$




UNIVERSITETET
I OSLO

$$g_d = \frac{W_p + W_n}{\left(W_n - \frac{1}{2} W_p \right) + 2 \left(W_n - \frac{1}{2} W_p \right)}$$

$$= \frac{\frac{2}{3} + \frac{4}{3}}{3 \left(\frac{4}{3} - \frac{1 \cdot 2}{2 \cdot 3} \right)}$$

$$= \frac{2}{3}$$


$$P_d = R_{\text{nedtrekk}} C_{\text{intern}}$$

$$= \left(W_n - \frac{1}{2} W_p \right)^{-1} R \cdot (4C)$$

$$= \left(\frac{4}{3} - \frac{1 \cdot 2}{2 \cdot 3} \right) 4RC$$

$$= 4RC$$

$$= \frac{4}{3} \tau$$




UNIVERSITETET
I OSLO

$$g_d = \frac{W_p + W_n}{2W_n + 4W_n}$$

$$= \frac{\frac{2}{3} + \frac{4}{3}}{2 \cdot \frac{4}{3} + 4 \cdot \frac{4}{3}}$$


$$= \frac{1}{4}$$

$$P_d = R_{\text{nedtrekk}} C_{\text{intern}}$$


$$= \left(\frac{R_n \cdot R_n}{R_n + R_n} \right) \cdot (4C)$$

$$= 2R_n C$$

$$= \frac{3}{2} RC$$



Source følger opptrekslogikk



Oppgave 6.25

Sammenlign gjennomsnittelig tidsforsinkelse i 2, 4, 8 og 16 inngangs pseudo nMOS og SFPL NOR porter når vi antar at portene skal drive fire identiske porter.

Vi ser på hvordan parasittisk tidsforsinkelse varierer med antall innganger n for en pseudo NMOS NOR port:

$$\begin{aligned} P_u &= R_{\text{opptrekk}} C_{\text{intern}} \\ &= 3R \left(\frac{2}{3} + n \frac{4}{3} \right) C \\ &= (4n + 2)RC \\ &= \frac{(4n + 2)}{3} \tau \end{aligned}$$

$$\begin{aligned} P_d &= R_{\text{nedtrekk}} C_{\text{intern}} \\ &= R \left(\frac{2}{3} + n \frac{4}{3} \right) C \\ &= \frac{(4n + 2)}{3} RC \\ &= \frac{(4n + 2)}{9} \tau \end{aligned}$$

Tidsforsinkelse:

$$\begin{aligned} d &= f + P_{\text{avg}} \\ &= g_{\text{avg}} \cdot h + \frac{4(2n + 1)}{9} \\ &= \frac{8}{9} \cdot 4 + \frac{4(2n + 1)}{9} \\ &= \frac{4}{9} (8 + (2n + 1)) \end{aligned}$$



Vi ser på hvordan parasittisk tidsforsinkelse varierer med antall innganger n for en SFPL NOR port:

$$\begin{aligned} P_d &= R_{\text{nedtrekk}} C_{\text{intern}} \\ &= \frac{1}{2} \frac{R}{3} \cdot (7 + 8 + n \cdot 6) C \\ &= \left(\frac{15 + 2n}{6} \right) \tau \end{aligned}$$

$$\begin{aligned} P_u &= R_{\text{opptrekk}} C_{\text{intern}} \\ &= \frac{2R}{7} (15 + n \cdot 6) RC \\ &= 2 \left(\frac{15 + 6 \cdot n}{7} \right) RC \\ &= 2 \left(\frac{5 + 2 \cdot n}{7} \right) \tau \end{aligned}$$

Ekstern last:

$$\begin{aligned} C_{\text{ekstern}} &= 4 \cdot (3 + 3) C \\ &= 24 C \end{aligned}$$


Logisk effort:

$$\begin{aligned} g_u &= \frac{3 + 3}{W_p + \frac{1}{2} W_p} \\ &= \frac{6}{7 + \frac{1}{2} 7} \\ &= \frac{4}{9} \end{aligned}$$


Tidsforsinkelse:

$$\begin{aligned} d &= f + P_{\text{avg}} \\ &= g_{\text{avg}} \cdot h + \frac{19}{84} (5 + 2n) \\ &= \frac{4}{9} \cdot 4 + \frac{19}{84} (5 + 2n) \\ &= \frac{16}{9} + \frac{19}{84} (5 + 2n) \end{aligned}$$






Kaskode spenning svitsj logikk



4 inngangs
XNOR port




ifj



UNIVERSITETET
I OSLO

Oppgave 6.26

Tegn transistorskjema for en 3inngangs CVSL OR /NOR port.



ifj



UNIVERSITETET
I OSLO