



UiO : **Department of Informatics**
University of Oslo

Introduction to the Zynq SOC
INF3430/INF4431



Tønnes Nygaard
tonnesfn@ifi.uio.no



UiO : **Department of Informatics**
University of Oslo

First hour – Zynq architecture

- Computational platforms
- Design flow
- System overview
- PS
 - APU
 - IOP
 - MIO
 - EMIO
- Datapath
- PS/PL interconnect
- PL
 - Zynq family
- Zynq boards

Second hour – AXI interface

- Overview
- Axi4-stream
- Axi4-lite
- Axi4

Computational platforms

Sequential:

CPU:

- General purpose
- Easy to implement
- High flexibility and compatibility
- Many accelerated functions

DSP:

- Specific purpose
- Few but powerful accelerated functions

Parallel:

GPU:


- Parallel floating point
- Easy/cheap development
- Higher compatibility
- High flexibility
- Low cost

FPGA:


- Parallel integer
- Custom hardware
- Low power
- Low latency (RT)
- High security

CPU and FPGA


Independent CPU and FPGA connected by general purpose bus




Independent CPU and FPGA connected by dedicated buses



Integrated CPU and FPGA connected to general purpose bus



Integrated CPU and FPGA with dedicated buses



20/10-2015

Introduction to the Zynq SOC


5

Design flow

Traditional design flow:

- Different teams
- Isolated design flows
- Separate testing
- Limited interconnect

Traditional Embedded Design Flow



20/10-2015


Introduction to the Zynq SOC

6


Design flow

Improved design flow:

- Cooperation throughout the process
- Extensive use of IPs




System overview



PS



- Consists of the following 4 units:
 - Application Processor Unit (APU)
 - I/O Peripherals (IOP)
 - Datapath (Interconnects and interfaces)
 - Memory resources and caches
- Includes a Dual Arm Cortex A9 Processor
 - Up to 1GHz
 - Up to 1333Mb/s DDR3 interface

APU



APU

- Range of connections to memory and the rest of the system
- Different levels of caches and memory




20/10-2015

Introduction to the Zynq SOC

11

IOP




20/10-2015

Introduction to the Zynq SOC

11

IOP – MIO

- Two blocks each except GPIO
- Four 32-bit GPIO blocks
 - 54 through MIO
 - 64 through EMIO
- Separate DMAs for:
 - USB
 - SD/SDIO
 - Ethernet




20/10-2015

Introduction to the Zynq SOC

13

IOP – EMIO

- Connects to PL
- Configured with Vivado IP Integrator
- Two IO banks with 1.8V, 2.5V or 3.3V




20/10-2015

Introduction to the Zynq SOC

14

Datapath and memory




20/10-2015

Introduction to the Zynq SOC

15

PS/PL Interfaces – AXI3




20/10-2015

Introduction to the Zynq SOC

16

PS/PL Interfaces

- Also misc signals
 - Clock/reset
 - Interrupts
 - DMA
 - Debug/trace
 - EMIO




20/10-2015

Introduction to the Zynq SOC

17

PL




20/10-2015

Introduction to the Zynq SOC

18

Zynq UltraScale+ MPSoC



Note: Illustration not drawn to scale.


Zynq boards




MicroZed



Zybo



Mini-ITX




Zc706



Zynq MMP

Zynq boards - Zedboard



20/10-2015

Introduction to the Zynq SOC

23

Second hour – AXI interface

- Overview
- Axi4-stream
- Axi4-lite
- Axi4

20/10-2015

Introduction to the Zynq SOC

24

Overview – Axi4

- Defined in the AMBA 3 specification from ARM
- Targeted at high performance, high clock frequency systems
- Has a lot of features useful for SOCs:
 - Separate address/control and data phases
 - Support for unaligned data transfers
 - Burst based transactions with interface logic
 - Supports atomic operations, QoS and memory coherency features.


Types

- Three types:
 - **Axi4-stream**
 - Supports single or multiple streams on same wires
 - Supports multiple data widths within same interconnect
 - Axi4-lite
 - Transaction length of one
 - All data accesses are same size as bus width
 - 32/64 bit data widths
 - No exclusive access
 - Axi4
 - Supports burst length up to 256 beats
 - Supports different sized data accesses
 - Support for exclusive access
 - Includes Quality of service signalling

Axi4-stream

- Only contains a data channel:
 - Typically *Ready*, *Valid*, *Data*, *Last* (+ *clk*)
- May or may not contain packets
 - Master and slave need knowledge on format

Axi4-stream examples




Types

- Three types:
 - Axi4-stream
 - Supports single or multiple streams on same wires
 - Supports multiple data widths within same interconnect
 - **Axi4-lite**
 - Transaction length of one
 - All data accesses are same size as bus width
 - 32/64 bit data widths
 - No exclusive access
 - Axi4
 - Supports burst length up to 256 beats
 - Supports different sized data accesses
 - Support for exclusive access
 - Includes Quality of service signalling

Axi4-lite

- Two independent channels: Read and Write
- Response is always generated

Axi - reading





Axi4-lite	
Glb	ACLK
	ARESETN

Axi4-lite	
AR	ARReady
	ARAddr
	ARValid
	ARProt
	ARCache


Axi4-lite	
R	RReady
	RData
	RValid
	RResp

Axi4-lite Read examples



Axi - writing

Axi4-lite	
Glbl	ACLK
	ARESETN




Axi4-lite	
AW	AWAddr
	AWCache
	AWValid
	AWReady

Axi4-lite	
W	WData
	WStrb
	WValid
	WReady

Axi4-lite	
B	BResp
	BValid
	BReady

Axi4-lite Write example



Types

- Three types:
 - Axi4-stream
 - Supports single or multiple streams on same wires
 - Supports multiple data widths within same interconnect
 - Axi4-lite
 - Transaction length of one
 - All data accesses are same size as bus width
 - 32/64 bit data widths
 - No exclusive access
 - **Axi4**
 - Supports burst length up to 256 beats
 - Supports different sized data accesses
 - Support for exclusive access
 - Includes Quality of service signalling

Axi4

- Like AXI4-lite, but with additional features
 - Bursts of up to 256 beats
 - Exclusive access
 - Memory management / coherency
 - Quality of service
- Can be translated into AXI4-lite by AXI interconnects

Axi4 - reading

Axi4	
AR	ARId
	ARReady
	ARAddr
	ARValid
	ARLen
	ARSize
	ARBurst
	ARLock
	ARCache
	ArProt
	ARQos
	ARRegion
	ARUser

Axi4	
R	Rid
	RReady
	RData
	RValid
	RResp
	RLast
	RUser

Axi4 - writing

Axi4	
AW	AWId
	AWReady
	AWAddr
	AWValid
	AWLen
	AWSize
	AWBurst
	AWLock
	AWCache
	AWProt
	AWQos
	AWRegion
	AWUser

Axi4	
W	WId
	WReady
	WData
	WStrb
	WValid
	WLast
	WUser

Axi4	
B	BId
	BResp
	BUser
	BValid
	BReady

Second hour – AXI interface

- Overview
- Axi4-stream
- Axi4-lite
- Axi4