Comparators Simulating (not applied to the latched comparator)

Schematic of Comparator (without any optimization, not recommended to use for your project):



1) DC gain and DC Offset

You can find the testbenches in project library (INF4420Project)

Testbench (diff_amp_dctb):



Set "voff" to 0V. Sweep the "vin" at different "vdc".

. 🗠 Virtuoso® Analog Design Environment (2)		
Status: Ready T=27 C Simulator: spectre 9		
Session Setup Analyse	Variables Outputs Simulation Results Tools *ifiTools	Help
Design	Analyses	-7, i
Library test	# Type Arguments Enable	→ AC = TRAN → DC
Cell diff_amp_tranth View schematic	yes	
Design Variables	Outputs	
# Name Value	# Name/Signal/Expr Value Plot Save March	- J
2 vdc 1 3 voff 0		1
		18
· · · · · · ·	Plotting mode: Replace =	
Parametric Analysis - spectre(1): test diff_amp_trantb schematic		
Tool Sweep Setup Analysis Help 10		
Sweep 1 Va	riable Name vir[Add Specification	
Range Type From/To = Fr	om 20m <u>č</u> To 20m <u>č</u>	
Step Control Linear Steps = S	ep Size	Select _

In this tutorials, we assume the input range is from 0.2V to 1V.



When vdc = 1V (make sure the step size is small enough to see smooth curves),



Since we are using PMOS input pair, when the input voltage is too high, the input pair (M6-M7) will enter go to weak-inversion region and the current mirror transistor M8 will enter triode region, this increases the offset.





Offset = 2.2mV

Notice that V_{DS} of M0 and M1 is one V_{GS} (since M1 is diode-connected). When vin is too small, the V_{DS} of M6 and M7 is too small to make them operating in saturation region. g_m and the gain are hence

reduced. To solve this, you can add more stages to increase the gain. Or change your topology to folded cascode.

You can see that the DC biasing conditions, hence, the DC gain and the offset are changed with the input common mode voltage. Make sure your comparator can meet the spec for the entired input range. (at least show us it does for the minimum and maximum input voltage, i.e. 200mV and 1V in this example)

2) Delay Simulation

Testbench (diff_amp_delaytb):



Set the "vdc" and input a small-amplitude square wave to the "vinn" (20mV in this example)

When vdc = 1V,



The delay is 77 ns

When vdc = 0.2V,



The delay is 10.49 ns.

Again, delay is changed with the input common mode voltage. Make sure your comparator can meet the spec for the entired input range.