

UiO • **Department of Informatics**  
University of Oslo

**INF4420**

## Switched-Capacitor Circuits

Jørgen Andreas Michaelsen  
Spring 2013



1 / 42

UiO • **Department of Informatics**  
University of Oslo

## Outline

- Introduction (why and how)
- Integrators and filters
- Gain circuits
- Noise and charge injection

Spring 2013


Switched-Capacitor Circuits

2

2 / 42


## Introduction

### Discrete time analog signal processing



Why?

## Introduction



The arrangement of switches and the capacitor approximates a resistor.

## Introduction


Assuming steady-state, and arbitrarily assume  $V_A > V_B$ ,  $T$  is one clock cycle.

1. At the *beginning* of  $\phi_1$ , the capacitor voltage,  $V_C$ , is at  $V_B$  Volt
2. During  $\phi_1$ , the capacitor is charged to  $V_A$ . The charge transferred to the capacitor during  $\phi_1$  is  $\Delta Q = C(V_A - V_B)$
3. During  $\phi_2$ ,  $\Delta Q$  is transferred from the capacitor to B

There is a net charge transfer,  $\Delta Q$ , from A to B every period. This approximates a resistor, but the charge transfer is discrete.


$$\bar{I} = C \frac{V_A - V_B}{T} \rightarrow \overline{R_{eq}} = \frac{T}{C}$$

## Introduction



RC accuracy (matching). Large time constants implies large passive components. With SC the time constant is set by capacitor ratio and clock frequency (both precisely controlled).

## Introduction



Resistive loading is undesirable in CMOS. Small-signal gain:  $g_m r_o$ . When loaded with a resistor,  $r_l$ , the gain is  $g_m (r_o || r_l)$ . I.e. the gain decreases.


Spring 2013

Switched-Capacitor Circuits

7

7 / 42

## Building blocks






Spring 2013

Switched-Capacitor Circuits

8

8 / 42

## Integrators



Spring 2013


Switched-Capacitor Circuits

9

9 / 42

## Discrete integrators

Analyze each clock phase separately



Spring 2013

Switched-Capacitor Circuits

10

10 / 42

## Discrete integrators

Analyzing the charge transfer results in

$$H(z) = -\frac{C_1}{C_2} \frac{z^{-1}}{1 - z^{-1}} = -\frac{C_1}{C_2} \frac{1}{z - 1}$$

(Describes the output sampled at the end of  $\phi_1$ )

Delaying integrator (as we are multiplying with  $z^{-1}$ ) or equivalently from the time domain equation, the output “now” is given by the “previous” output and the “previous” input.

## Discrete integrators

From the z-domain transfer function we find the frequency response.

Assume the input frequency is  $\ll T^{-1}$ , we have

$$H(e^{j\omega T}) \approx H(1 + j\omega T) = -\frac{C_1}{C_2} \frac{1}{j\omega T}$$

Compare to the continuous time case,

$$H(j\omega) = \frac{1}{j\omega RC} = \frac{1}{j\omega \tau}, \text{ gives discrete time, } \tau = \frac{C_1}{C_2} \frac{1}{T}$$


Discrete time  
time constant

## Discrete integrators

The discrete time equivalent time constant is defined by the capacitor ratio and clock frequency.


- Allows precise time constant definition.
- Allows large time constants without excessively large passive components.

## Integrator parasitic capacitance



$$H(s) = -\frac{C_1}{C_2} \frac{1}{z-1} \rightarrow -\frac{C_1 + C_{p1}}{C_2} \frac{1}{z-1}$$

## Parasitic insensitive integrators



Again, we analyze the charge transfer from one clock phase to the next to find the transfer function.


Spring 2013

Switched-Capacitor Circuits

15

15 / 42

## Parasitic insensitive integrators



Almost the same as before (delaying integrator), but the added switches flips the capacitor → positive gain.

$$H(z) = \frac{C_1}{C_2} \frac{1}{z - 1}$$

Spring 2013


Switched-Capacitor Circuits

16

16 / 42



## Parasitic insensitive integrators



The parasitic capacitors still affect settling, but not the signal charge transfer.

Spring 2013

Switched-Capacitor Circuits

17

17 / 42


## Delay free integrator

Same circuit as before, but modified clocking of the switches.

$$\begin{aligned} C_2 v_o(nT) &= C_2 v_o\left(nT - \frac{T}{2}\right) - C_1 v_i(nT) \\ &= C_2 v_o(nT - T) - C_1 v_i(nT) \end{aligned}$$

$$v_o[n] = v_o[n-1] - \frac{C_1}{C_2} v_i[n]$$

$$\begin{aligned} H(z) = \frac{V_o(z)}{V_i(z)} &= -\frac{C_1}{C_2} \frac{1}{1 - z^{-1}} \\ &= -\frac{C_1}{C_2} \frac{z}{z - 1} \end{aligned}$$



Spring 2013

Switched-Capacitor Circuits

18

18 / 42

## Signal flow graph analysis

- Now we have the fundamental building blocks (discrete time integrators), to realize filters.
- We need a more convenient tool to analyze large systems.
- Signal flow graph (SFG) analysis allows us to graphically analyze SC systems.

Spring 2013

Switched-Capacitor Circuits

19

19 / 42



## Signal flow graph analysis

$$H_1(z) = \frac{V_o(z)}{V_1(z)} = -\frac{C_1}{C_A}$$

(inverting gain stage)

$H_2(z)$  is the non-inverting delaying integrator

$H_3(z)$  is the inverting delay-free integrator



Spring 2013

Switched-Capacitor Circuits

20

20 / 42

## SC filters

A simple design strategy:

- Start with a continuous time prototype
- Replace resistors with SC resistor equivalents

The resulting circuit is similar for input frequencies much lower than the sampling frequency


- Use SFG to determine the z-domain transfer function

Accurate description of the transfer function

## First order filters



Filter design example.

Start with the continuous time circuit. In this case:



## First order filters

Replace the resistors with SC elements



Spring 2013

Switched-Capacitor Circuits

23

23 / 42

## First order filters

- Use Fig. 14.14 to find the SFG
- From this we find the z-domain transfer function

$$\bullet H(z) = -\frac{1}{C_A} \frac{C_2 + C_1(1 - z^{-1})}{1 + \frac{C_3}{C_A} z^{-1}}$$

- Find pole and zero (stability)
- Frequency response,  $z = e^{j\omega T} \approx 1 + j\omega T$

Spring 2013


Switched-Capacitor Circuits

24

24 / 42

## Switch sharing

Some switches are redundant, we use this to simplify the circuit:



Spring 2013

Switched-Capacitor Circuits


25

25 / 42

## Biquad filters

Ratio of two quadratic functions. In continuous time

$$H(s) = - \frac{k_2 s^2 + k_1 s + k_0}{s^2 + \frac{\omega_0}{Q} s + \omega_0^2}$$




Spring 2013

Switched-Capacitor Circuits

26

26 / 42

## Low-Q biquad



Spring 2013


Switched-Capacitor Circuits

27

27 / 42

## Low-Q biquad

$$H(z) = -\frac{(K_2 + K_3)z^2 + (K_1 K_5 - K_2 - 2K_3)z + K_3}{(1 + K_6)z^2 + (K_4 K_5 - K_6 - 2)z + 1}$$



Spring 2013

Switched-Capacitor Circuits


28

28 / 42

## Low-Q biquad

- A design strategy for determining capacitor sizing is outlined in the book
- High-Q transfer functions result in large capacitor spread (ratio of the smallest and largest capacitor)
- As before, we find the frequency response as  $H(e^{j\omega T})$


## High-Q biquad



## High-Q biquad

$$H(z) = -\frac{K_3 z^2 + (K_1 K_5 + K_2 K_5 - 2K_3)z + K_3 - K_2 K_5}{z^2 + (K_4 K_5 + K_5 K_6 - 2)z + (1 - K_5 K_6)}$$

This transfer function turns out to be better suited for realizing high-Q transfer functions (less spread).



Spring 2013


Switched-Capacitor Circuits

31

31 / 42

## Gain

- Resettable gain circuit
- Samples offset voltage during reset (reduces flicker noise)



Spring 2013


Switched-Capacitor Circuits

32

32 / 42




## Gain



Amplifier slew-rate requirement is high.

## Capacitive-reset gain


Include a capacitor to hold the output during the reset phase. Avoid excessive slewing. Configurable positive or negative gain.



## Noise

Noise from the switch is sampled on the capacitor with the signal.

Sampling the  $\frac{kT}{C}$  noise is like sampling any other signal. The total noise power remains. Broadband noise alias back to the signal band.



Spring 2013

Switched-Capacitor Circuits


35

35 / 42

## Noise

In the delaying parasitic insensitive case, noise is sampled independently in  $\phi_1$  and  $\phi_2$ , doubling the

noise:  $\frac{2kT}{C}$



Spring 2013

Switched-Capacitor Circuits

36

36 / 42

## Correlated double sampling (CDS)

- We have already seen how opamp offset voltage can be sampled and canceled.
- Generally, this technique is known as correlated double sampling (CDS)
- Flicker noise is low frequency (assumed to be occurring at lower frequencies than the sampling frequency). Can model it as a randomly varying offset voltage → also canceled
- Can be applied to different sampled systems

Spring 2013


Switched-Capacitor Circuits

37

37 / 42

## Fully differential circuits

Real circuits are almost always fully differential. Coupled noise, power supply noise, substrate noise will mostly affect the common mode, while our signal is in the differential mode. Also, cancels even order harmonics.



Spring 2013

Switched-Capacitor Circuits

38

38 / 42


## Charge injection

We discussed performance limitation of the switches in the context of sample and hold circuits. The same applies for SC. As we have seen, charge injection limits linearity.

→ arrange the switching and clocking to minimize the signal dependent charge injection.

## Bootstrapped switch

Generate a clock voltage such that  $V_{GS}$  is constant ( $V_{in} + V_{dd}$ ). Better  $R_{on}$  and alleviates charge injection problem. Increased complexity, and reliability can be problematic.



## SC amplifier design

Unanswered questions (for now). How do we design amplifiers suitable for SC circuits?

- DC gain (static error)
- GBW (dynamic error)
- PM (stability)
- Slewing requirements
- $C_{in}$  (capacitive divider)
- ...

## Further reading

Sansen, *Analog Design Essentials*, Springer, 2006,  
Ch. 17